



Europäisches Patentamt
European Patent Office
Office européen des brevets



Publication number:

0 349 236 A3

EUROPEAN PATENT APPLICATION

Application number: 89306443.6

Int. Cl.⁵: G06F 15/78, G06F 1/14

Date of filing: 26.06.89

Priority: 28.06.88 JP 162093/88

Date of publication of application:
03.01.90 Bulletin 90/01

Designated Contracting States:
DE FR GB

Date of deferred publication of the search report:
21.08.91 Bulletin 91/34


Applicant: FUJITSU LIMITED
1015, Kamikodanaka Nakahara-ku
Kawasaki-shi Kanagawa 211(JP)

Inventor: Fuse, Takeshi
3-41-2, Hiyoshihonocho Kohoku-ku
Yokohama-shi Kanagawa 223(JP)
Inventor: Tago, Osamu
Dai 3 Nakahara-ryo 207-go, 695
Shimokodanaka
Nakahara-ku Kawasaki-shi Kanagawa 211(JP)

Representative: Rackham, Stephen Neil et al
GILL JENNINGS & EVERY 53-64 Chancery
Lane
London WC2A 1HN(GB)

Reload-timer/counter circuit.

A reload-timer/counter circuit provides a reload-timer function and a counter function commonly and selectively. The circuit comprises first (11), second (12), third (13), and fourth (14) registers. The third (13) and fourth (14) registers act as a control status register and a mode register, respectively. The first (11) and second (12) registers act in the reload-timer mode as a data register and a counter register, respectively, whilst in the counter mode, the first (11) and second registers (12) act as the counter registers. The different operating modes are selected by control means (16).



EP 0 349 236 A3



Europ an
Patent Office

EUROPEAN SEARCH REPORT

Application Number

EP 89 30 6443

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl.5)
X	EDN, vol. 25, no. 18, October 1980, pages 145-153, Denver, Colorado, US; H.D. BRYCE et al.: "Versatile programmable module meet muP timing needs" * Page 145, column 1, line 1 - column 2, line 6; page 148, column 1, lines 21-24; column 2, lines 29-33; page 150, column 1, lines 11-14; tables 2,4; figure 1 *	1,2,12-15	G 06 F 15/78 G 06 F 1/14
Y	IDEM ---	10,11, 16-18	
A	IDEM ---	4,6,7	
X	EP-A-0 180 196 (HITACHI LTD) * Page 3, lines 4-9,19-24; page 5, line 25 - page 6, line 2; page 7, lines 6-14; page 8, lines 3-7; page 10, lines 7-15; page 19, lines 16-20; claims 1,16,17 *	1,2,12,19	
Y		10,11, 16-18	
A		6,7	
A	WESCON CONFERENCE RECORD, vol. 24, 16th - 18th September 1980, pages 24/1 (1-9), Anaheim, CA, US; B. HUSTON: "On-chip peripherals simplify system hardware and software" * Page 5, column 2, line 46 - page 6, column 2, line 35 *	1,15,16, 19	TECHNICAL FIELDS SEARCHED (Int. Cl.5) G 06 F 1 G 04 G 1 G 04 F 1
The present search report has been drawn up for all claims			
Place of search The Hague		Date of completion of search 16 June 91	Examiner WEINBERG L.F.
CATEGORY OF CITED DOCUMENTS X: particularly relevant if taken alone Y: particularly relevant if combined with another document of the same category A: technological background O: non-written disclosure P: intermediate document T: theory or principle underlying the invention		E: earlier patent document, but published on, or after the filing date D: document cited in the application L: document cited for other reasons ----- &: member of the same patent family, corresponding document	